|
|
@ -40,6 +40,52 @@ along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
|
|
)
|
|
|
|
)
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
//#define NO_SUSPEND_POWER_DOWN
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
|
|
|
* PS/2 Busywait
|
|
|
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifdef PS2_USE_BUSYWAIT
|
|
|
|
|
|
|
|
#define PS2_CLOCK_PORT PORTD
|
|
|
|
|
|
|
|
#define PS2_CLOCK_PIN PIND
|
|
|
|
|
|
|
|
#define PS2_CLOCK_DDR DDRD
|
|
|
|
|
|
|
|
#define PS2_CLOCK_BIT 5
|
|
|
|
|
|
|
|
#define PS2_DATA_PORT PORTD
|
|
|
|
|
|
|
|
#define PS2_DATA_PIN PIND
|
|
|
|
|
|
|
|
#define PS2_DATA_DDR DDRD
|
|
|
|
|
|
|
|
#define PS2_DATA_BIT 2
|
|
|
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
|
|
|
* PS/2 Pin interrupt
|
|
|
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifdef PS2_USE_INT
|
|
|
|
|
|
|
|
/* uses INT1 for clock line(ATMega32U4) */
|
|
|
|
|
|
|
|
#define PS2_CLOCK_PORT PORTD
|
|
|
|
|
|
|
|
#define PS2_CLOCK_PIN PIND
|
|
|
|
|
|
|
|
#define PS2_CLOCK_DDR DDRD
|
|
|
|
|
|
|
|
#define PS2_CLOCK_BIT 1
|
|
|
|
|
|
|
|
#define PS2_DATA_PORT PORTD
|
|
|
|
|
|
|
|
#define PS2_DATA_PIN PIND
|
|
|
|
|
|
|
|
#define PS2_DATA_DDR DDRD
|
|
|
|
|
|
|
|
#define PS2_DATA_BIT 2
|
|
|
|
|
|
|
|
#define PS2_INT_INIT() do { \
|
|
|
|
|
|
|
|
EICRA |= ((1<<ISC11) | \
|
|
|
|
|
|
|
|
(0<<ISC10)); \
|
|
|
|
|
|
|
|
} while (0)
|
|
|
|
|
|
|
|
#define PS2_INT_ON() do { \
|
|
|
|
|
|
|
|
EIMSK |= (1<<INT1); \
|
|
|
|
|
|
|
|
} while (0)
|
|
|
|
|
|
|
|
#define PS2_INT_OFF() do { \
|
|
|
|
|
|
|
|
EIMSK &= ~(1<<INT1); \
|
|
|
|
|
|
|
|
} while (0)
|
|
|
|
|
|
|
|
#define PS2_INT_VECT INT1_vect
|
|
|
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
|
|
|
* PS/2 USART
|
|
|
|
|
|
|
|
*/
|
|
|
|
#ifdef PS2_USE_USART
|
|
|
|
#ifdef PS2_USE_USART
|
|
|
|
#if defined(__AVR_ATmega16U4__) || defined(__AVR_ATmega32U4__)
|
|
|
|
#if defined(__AVR_ATmega16U4__) || defined(__AVR_ATmega32U4__)
|
|
|
|
/* XCK for clock line and RXD for data line */
|
|
|
|
/* XCK for clock line and RXD for data line */
|
|
|
@ -51,7 +97,6 @@ along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
|
|
#define PS2_DATA_PIN PIND
|
|
|
|
#define PS2_DATA_PIN PIND
|
|
|
|
#define PS2_DATA_DDR DDRD
|
|
|
|
#define PS2_DATA_DDR DDRD
|
|
|
|
#define PS2_DATA_BIT 2
|
|
|
|
#define PS2_DATA_BIT 2
|
|
|
|
|
|
|
|
|
|
|
|
/* synchronous, odd parity, 1-bit stop, 8-bit data, sample at falling edge */
|
|
|
|
/* synchronous, odd parity, 1-bit stop, 8-bit data, sample at falling edge */
|
|
|
|
/* set DDR of CLOCK as input to be slave */
|
|
|
|
/* set DDR of CLOCK as input to be slave */
|
|
|
|
#define PS2_USART_INIT() do { \
|
|
|
|
#define PS2_USART_INIT() do { \
|
|
|
@ -82,7 +127,6 @@ along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
|
|
#define PS2_USART_RX_DATA UDR1
|
|
|
|
#define PS2_USART_RX_DATA UDR1
|
|
|
|
#define PS2_USART_ERROR (UCSR1A & ((1<<FE1) | (1<<DOR1) | (1<<UPE1)))
|
|
|
|
#define PS2_USART_ERROR (UCSR1A & ((1<<FE1) | (1<<DOR1) | (1<<UPE1)))
|
|
|
|
#define PS2_USART_RX_VECT USART1_RX_vect
|
|
|
|
#define PS2_USART_RX_VECT USART1_RX_vect
|
|
|
|
|
|
|
|
|
|
|
|
#elif defined(__AVR_ATmega168__) || defined(__AVR_ATmega168P__) || defined(__AVR_ATmega328P__)
|
|
|
|
#elif defined(__AVR_ATmega168__) || defined(__AVR_ATmega168P__) || defined(__AVR_ATmega328P__)
|
|
|
|
/* XCK for clock line and RXD for data line */
|
|
|
|
/* XCK for clock line and RXD for data line */
|
|
|
|
#define PS2_CLOCK_PORT PORTD
|
|
|
|
#define PS2_CLOCK_PORT PORTD
|
|
|
@ -93,7 +137,6 @@ along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
|
|
#define PS2_DATA_PIN PIND
|
|
|
|
#define PS2_DATA_PIN PIND
|
|
|
|
#define PS2_DATA_DDR DDRD
|
|
|
|
#define PS2_DATA_DDR DDRD
|
|
|
|
#define PS2_DATA_BIT 0
|
|
|
|
#define PS2_DATA_BIT 0
|
|
|
|
|
|
|
|
|
|
|
|
/* synchronous, odd parity, 1-bit stop, 8-bit data, sample at falling edge */
|
|
|
|
/* synchronous, odd parity, 1-bit stop, 8-bit data, sample at falling edge */
|
|
|
|
/* set DDR of CLOCK as input to be slave */
|
|
|
|
/* set DDR of CLOCK as input to be slave */
|
|
|
|
#define PS2_USART_INIT() do { \
|
|
|
|
#define PS2_USART_INIT() do { \
|
|
|
@ -127,41 +170,4 @@ along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
|
|
#endif
|
|
|
|
#endif
|
|
|
|
#endif
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#ifdef PS2_USE_INT
|
|
|
|
|
|
|
|
/* uses INT1 for clock line(ATMega32U4) */
|
|
|
|
|
|
|
|
#define PS2_CLOCK_PORT PORTD
|
|
|
|
|
|
|
|
#define PS2_CLOCK_PIN PIND
|
|
|
|
|
|
|
|
#define PS2_CLOCK_DDR DDRD
|
|
|
|
|
|
|
|
#define PS2_CLOCK_BIT 5
|
|
|
|
|
|
|
|
#define PS2_DATA_PORT PORTD
|
|
|
|
|
|
|
|
#define PS2_DATA_PIN PIND
|
|
|
|
|
|
|
|
#define PS2_DATA_DDR DDRD
|
|
|
|
|
|
|
|
#define PS2_DATA_BIT 2
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#define PS2_INT_INIT() do { \
|
|
|
|
|
|
|
|
EICRA |= ((1<<ISC11) | \
|
|
|
|
|
|
|
|
(0<<ISC10)); \
|
|
|
|
|
|
|
|
} while (0)
|
|
|
|
|
|
|
|
#define PS2_INT_ON() do { \
|
|
|
|
|
|
|
|
EIMSK |= (1<<INT1); \
|
|
|
|
|
|
|
|
} while (0)
|
|
|
|
|
|
|
|
#define PS2_INT_OFF() do { \
|
|
|
|
|
|
|
|
EIMSK &= ~(1<<INT1); \
|
|
|
|
|
|
|
|
} while (0)
|
|
|
|
|
|
|
|
#define PS2_INT_VECT INT1_vect
|
|
|
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#ifdef PS2_USE_BUSYWAIT
|
|
|
|
|
|
|
|
#define PS2_CLOCK_PORT PORTD
|
|
|
|
|
|
|
|
#define PS2_CLOCK_PIN PIND
|
|
|
|
|
|
|
|
#define PS2_CLOCK_DDR DDRD
|
|
|
|
|
|
|
|
#define PS2_CLOCK_BIT 5
|
|
|
|
|
|
|
|
#define PS2_DATA_PORT PORTD
|
|
|
|
|
|
|
|
#define PS2_DATA_PIN PIND
|
|
|
|
|
|
|
|
#define PS2_DATA_DDR DDRD
|
|
|
|
|
|
|
|
#define PS2_DATA_BIT 2
|
|
|
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#endif
|
|
|
|
#endif
|
|
|
|